Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
Low-power clock-deskew buffer for high-speed digital circuits
Details
Low-power clock-deskew buffer for high-speed digital circuits
Journal
IEEE Journal of Solid-State Circuits
Journal Volume
34
Journal Issue
4
Pages
554-558
Date Issued
1999
Author(s)
Liu, S.-I.
Lee, J.-H.
HEN-WAI TSAO
SHEN-IUAN LIU
JIUN-HAW LEE
DOI
10.1109/4.753689
URI
https://scholars.lib.ntu.edu.tw/handle/123456789/498356
URL
https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033116470&doi=10.1109%2f4.753689&partnerID=40&md5=d6a61f044ae65bfb0a49f60ddea4c627
Type
journal article