Repository logo
  • English
  • 中文
Log In
Have you forgotten your password?
  1. Home
  2. College of Electrical Engineering and Computer Science / 電機資訊學院
  3. Electrical Engineering / 電機工程學系
  4. Design and Implementation of Delay-Locked Loops with Static Phase Error Calibration
 
  • Details

Design and Implementation of Delay-Locked Loops with Static Phase Error Calibration

Date Issued
2009
Date
2009
Author(s)
Teng, Kuang-Fu
URI
http://ntur.lib.ntu.edu.tw//handle/246246/188041
Abstract
Conventional CMOS charge-pump circuits have some current mismatch problems. The current mismatch induces a phase error which deteriorates the performance of delay-locked loop systems or phase-lock loop systems. In this dissertation, we describes on the design and application of delay-locked loop systems and we use three architectures and circuits to improve the phase error in the synchronization systems, and there is no extra replica charge-pump needed; these architectures and circuits have been fabricated in 0.18µm CMOS to verify the circuits technique and measure the systems calibration result. Hence, using a digital technique with auto-tracking ability to calibrate the current mismatch of the charge-pump in delay-locked loop systems; and one chip is using a time amplifier[9] to amplify two different input phase and in the other chip, we propose a new switched-delay phase-frequency detector is well suited to the delay-locked loop systems to magnify the phase error in the original system, that increase the phase detectable resolution of phase-frequency detector to fine tune charge-pump calibration. Next, we propose a new technique is digital different reset time of phase-frequency detector circuit to separate UP and Down that are outputs of phase-frequency detector that control charge-pump will charge or discharge reset time, that will shift the location of phase error to achieve in-phase. We design three architectures and circuits can cover 10% process variation, and these are all can improve the phase error. The area of these three chips were all 0.85mm * 1.0mm, and reference frequency is 500MHz and voltage on power supply is 1.8V, the power consumes was less than 30mW.
Subjects
Delay-Locked Loop
Charge-Pump calibration
Phase error calibration
Switched-Delay PFD
Time Amplifier
Different Reset Time PFD
Type
thesis
File(s)
Loading...
Thumbnail Image
Name

ntu-98-J95921053-1.pdf

Size

23.32 KB

Format

Adobe PDF

Checksum

(MD5):21c44d0826ad31e7455c0ac064cef9ef

臺大位居世界頂尖大學之列,為永久珍藏及向國際展現本校豐碩的研究成果及學術能量,圖書館整合機構典藏(NTUR)與學術庫(AH)不同功能平台,成為臺大學術典藏NTU scholars。期能整合研究能量、促進交流合作、保存學術產出、推廣研究成果。

To permanently archive and promote researcher profiles and scholarly works, Library integrates the services of “NTU Repository” with “Academic Hub” to form NTU Scholars.

總館學科館員 (Main Library)
醫學圖書館學科館員 (Medical Library)
社會科學院辜振甫紀念圖書館學科館員 (Social Sciences Library)

開放取用是從使用者角度提升資訊取用性的社會運動,應用在學術研究上是透過將研究著作公開供使用者自由取閱,以促進學術傳播及因應期刊訂購費用逐年攀升。同時可加速研究發展、提升研究影響力,NTU Scholars即為本校的開放取用典藏(OA Archive)平台。(點選深入了解OA)

  • 請確認所上傳的全文是原創的內容,若該文件包含部分內容的版權非匯入者所有,或由第三方贊助與合作完成,請確認該版權所有者及第三方同意提供此授權。
    Please represent that the submission is your original work, and that you have the right to grant the rights to upload.
  • 若欲上傳已出版的全文電子檔,可使用Open policy finder網站查詢,以確認出版單位之版權政策。
    Please use Open policy finder to find a summary of permissions that are normally given as part of each publisher's copyright transfer agreement.
  • 網站簡介 (Quickstart Guide)
  • 使用手冊 (Instruction Manual)
  • 線上預約服務 (Booking Service)
  • 方案一:臺灣大學計算機中心帳號登入
    (With C&INC Email Account)
  • 方案二:ORCID帳號登入 (With ORCID)
  • 方案一:定期更新ORCID者,以ID匯入 (Search for identifier (ORCID))
  • 方案二:自行建檔 (Default mode Submission)
  • 方案三:學科館員協助匯入 (Email worklist to subject librarians)

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science