Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
A Low-Power Delay Buffer Using Gated Driver Tree
Details
A Low-Power Delay Buffer Using Gated Driver Tree
Journal
IEEE Transactions on VLSI Systems
Journal Volume
17
Journal Issue
9
Pages
1212-1219
Date Issued
2009-09
Author(s)
P. C. Hsieh
J. S. Jhuang
PEI YUN TSAI
TZI-DAR CHIUEH
DOI
10.1109/TVLSI.2008.2004704
URI
http://scholars.lib.ntu.edu.tw/handle/123456789/352635
SDGs
[SDGs]SDG7
Type
journal article