Early detection of successful decoding for dual-diagonal block-based LDPC codes
Resource
Electronics Letters 44 (23): 1368-1370
Journal
Electronics Letters
Pages
1368
Date Issued
2008
Date
2008
Author(s)
Lin, C.-Y.
Ku, M.-K.
Abstract
A fast, successful decoding detection mechanism is proposed for dual-diagonal block-based low-density parity-check (LDPC) codes. The algorithm eliminates unnecessary parity check computation by exploiting the structure of dual-diagonal LDPC codes. The average number of decoding iterations can be reduced for both two-phase decoders and layered decoders with no performance degradation on the AWGN channel. Simulation results show that the proposed mechanism reduces average iterations by 10–15% at 10−5 bit error rate compared with standard parity-check equations.
Type
journal article
File(s)![Thumbnail Image]()
Loading...
Name
02.pdf
Size
115.13 KB
Format
Adobe PDF
Checksum
(MD5):4f2130495cae8f33801c3250075616c6