Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Computer Science and Information Engineering / 資訊工程學系
Exploiting instruction level parallelism in geometry processing for three dimensional graphics applications
Details
Exploiting instruction level parallelism in geometry processing for three dimensional graphics applications
Journal
Annual International Symposium on Microarchitecture
Pages
14-24
Date Issued
1998
Author(s)
CHIA-LIN YANG
Yang, Chia-Lin
Sano, Barton
Lebeck, Alvin R.
CHIA-LIN YANG
URI
http://www.scopus.com/inward/record.url?eid=2-s2.0-0032309654&partnerID=MN8TOARS
http://scholars.lib.ntu.edu.tw/handle/123456789/339893
Type
conference paper
