The use of intermediate memories for low-latency memory access in supercomputer scalar units
Journal
The Journal of Supercomputing
Journal Volume
4
Journal Issue
1
Pages
5-21
Date Issued
1990
Author(s)
Sohi, G.S.
Abstract
One of the prime considerations for high scalar performance in supercomputers is a low memory latency. With the increasing disparity between main memory and CPU clock speeds, the use of an intermediate memory in the hierarchy becomes necessary. In this paper, we present an intermediate memory structure called a programmable cache. A programmable cache exploits structural locality to decrease the average memory access time. We evaluate the concept of a programmable cache by using the vector registers in the CRAY X-MP and Y-MP supercomputers as a programmable cache. Our results indicate that a programmable cache can be used profitably to reduce the memory latency if the pattern of references to a data structure can be determined at compile time. © 1990 Kluwer Academic Publishers.
Type
journal article