Design and Implementation of a Low-Power IEEE 802.16e LDPC Decoder by Utilizing Decoding Operation Reduction Algorithm
Date Issued
2008
Date
2008
Author(s)
Chou, Shu-Cheng
Abstract
For the emergency of low power consumption demand in mobile applications, a decoding operation reduction algorithm for Low-Density Parity Check (LDPC) codes is proposed. Our operation reduction layered decoding algorithm reduces active node computation to lower LDPC decoder power consumption. Layered nodes are periodically refreshed to minimize coding gain degradation. Besides, two variation algorithms are also explored. Low hardware overhead partially parallel LDPC decoder architecture for all three decoding operation reduction algorithms is also described. Simulation results show that our algorithm reduces the number the most power consuming memory access operation up to 75% compared to the original layered decoding. The FPGA implementation results show that our architecture only add 0.6% hardware cost and the throughput is up to 67~292Mbps at frequency 140MHz.
Subjects
LDPC
low-power
decoder
Type
thesis
File(s)![Thumbnail Image]()
Loading...
Name
ntu-97-P94922003-1.pdf
Size
23.32 KB
Format
Adobe PDF
Checksum
(MD5):8b51a39d60475729ad3c2871f7e9117f