Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electronics Engineering / 電子工程學研究所
Min/max on-chip inductance models and delay metrics
Details
Min/max on-chip inductance models and delay metrics
Journal
38th conference on Design automation
Date Issued
2001
Author(s)
Lu, Yi-Chang
Celik, Mustafa
Young, Tak
Pileggi, Lawrence T.
YI-CHANG LU
DOI
10.1145/378239.378506
URI
http://scholars.lib.ntu.edu.tw/handle/123456789/293618
Type
conference paper