Switching Activity Reducing Layered Decoding Algorithm for LDPC Codes
Resource
Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on, 528-531
Journal
2008 IEEE International Symposium on Circuits and Systems
Pages
528-531
Date Issued
2008
Date
2008
Author(s)
Chou, Shu-Cheng
Ku, Mong-Kai
Lin, Chia-Yu
Abstract
A switching activity reducing decoding algorithm for Low-Density Parity Check (LDPC) codes is proposed. Our modified horizontal layered decoding algorithm reduces active node switching activities to lower LDPC decoder power consumption. Layered nodes are periodically refreshed to minimize coding gain degradation. A low hardware overhead partially parallel LDPC decoder architecture is also described. Simulation results show that our algorithm reduces the number of LDPC decoder operations up to 62.5% compared to the original layered decoding and improves the original vertical layered Lazy Scheduling much with little performance loss.
SDGs
Type
conference paper
File(s)![Thumbnail Image]()
Loading...
Name
06.pdf
Size
23.21 KB
Format
Adobe PDF
Checksum
(MD5):87da5a504db67aa6e305040202061fcb