Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
New user? Click here to register.
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Computer Science and Information Engineering / 資訊工程學系
A grouping heuristic algorithm for gate matrix layout
Details
A grouping heuristic algorithm for gate matrix layout
Resource
VLSI Technology, Systems and Applications, 1989. Proceedings of Technical Papers. 1989 International Symposium on
Journal
VLSI Technology, Systems and Applications, 1989. Proceedings of Technical Papers. 1989 International Symposium on
Pages
-
Date Issued
1989-05
Date
1989-05
Author(s)
Liu, Jongping
Lai, Feipei
DOI
10.1109/VTSA.1989.68625
DOI
N/A
URI
http://ntur.lib.ntu.edu.tw//handle/246246/2007041910032151
Type
journal article
File(s)
Loading...
Loading...
Download
Name
00068625.pdf
Size
316.84 KB
Format
Adobe PDF
Checksum
(MD5):ed71571dbc5a1175830eba22e915cb47
