A fully parallel ldpc decoder architecture using probabilistic min-sum algorithm for high-throughput applications
Journal
IEEE Transactions on Circuits and Systems I: Regular Papers
Journal Volume
61
Journal Issue
9
Pages
2738-2746
Date Issued
2014
Author(s)
SDGs
Type
journal article