HW/SW Co-Design of Real-Time Video Processing
Date Issued
2009
Date
2009
Author(s)
Hsiao, Hung-Shen
Abstract
In this paper, a modular, configurable and versatile platform for real-time video processing is presented. The hardware platform is based on the Altera Cyclone II FPGA and Terasic DE2-70 development board which is equipped with 500M pixel CMOS digital camera and 800x480 resolution LCD touch panel module. The platform supports simultaneous HW/SW co-design and partitioning. The whole of system was made under µC/OS-II and was performed on the Nios II soft core processor, constructed by Multi-Master , Shared Memory, Pipeline Bridge, and Dual-Channel SDRAM architecture. Simulation and Synthesis results are presented and prove that our video system respect the real-time constraint.
Subjects
Co-Design
Video
Type
thesis
File(s)![Thumbnail Image]()
Loading...
Name
ntu-98-J95921035-1.pdf
Size
23.32 KB
Format
Adobe PDF
Checksum
(MD5):fdce136a0e7028859eee1496a8d712d3