A fully integrated 1.7-3.125 Gbps clock and data recovery circuit using a gated frequency detector
Journal
IEICE Transactions on Electronics
Journal Volume
E88-C
Journal Issue
8
Pages
1726-1730
Date Issued
2005-08
Author(s)
Rong-Jyi Yang
Type
journal article