Dual-mode convolutional/SOVA based turbo code decoder VLSI design for wireless communication systems
Resource
SOC Conference, 2003. Proceedings. IEEE International [Systems-on-Chip]
Journal
IEEE International SOC Conference, SOCC 2003
Pages
369-372
Date Issued
2003
Author(s)
Abstract
A prototype design of a dual-mode convolutional/turbo code decoder for 3/sup rd/ generation wireless communication systems is proposed. By merging some similar modules exist in the convolutional code and turbo code decoder, we build one dual-mode decoder with these two functions. Besides, in order to conform to the CDMA2000 standard, the architecture can also perform as a reconfigurable Viterbi decoder. It means that our decoder meets the multi code rate and multi generator polynomial convolutional code specification. The final prototyping chip is presented with Avant! 0.35 /spl mu/m standard cell library.
SDGs
Type
conference paper
File(s)![Thumbnail Image]()
Loading...
Name
01241545.pdf
Size
293 KB
Format
Adobe PDF
Checksum
(MD5):5a211b10ec6ed6493f9ae26e7d5fd35d