A novel low-power full-search block-matching motion-estimation design for H.263+
Journal
IEEE Transactions on Circuits and Systems for Video Technology
Journal Volume
11
Journal Issue
7
Pages
890-897
Date Issued
2001
Author(s)
Abstract
In this paper, a low-power full-search block matching (FSBM) motion estimation design for ITU-T recommendation H.263+ standard was proposed. New motion-estimation modes in H.263+ can be fully supported by our architecture. Unlike most previously presented motion-estimation chips, this design can deal with 8 × 8 and 16 × 16 block size with different searching ranges. Basically, the proposed architecture is composed of an integer pixel unit with 64 processing elements, and a half-pixel unit with interpolation, a control unit, and data registers. In order to minimize power consumption, gated-clock and dual-supply voltages are used. This design has been realized by TSMC 0.6 μm SPTM CMOS technology. The power consumption is 423.8 mW at 60 MHz and the throughput is 36 fps in CIF format.
SDGs
Type
journal article