Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
Clock-Aware Placement for Large-Scale Heterogeneous FPGAs
Details
Clock-Aware Placement for Large-Scale Heterogeneous FPGAs
Journal
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Date Issued
2020
Author(s)
Chen, J.
Lin, Z.
Kuo, Y.
Huang, C.
Chang, Y.
Chen, S.
Chiang, C.
SY-YEN KUO
YAO-WEN CHANG
DOI
10.1109/TCAD.2020.2968892
URI
https://www.scopus.com/inward/record.url?eid=2-s2.0-85078447293&partnerID=40&md5=14739513033d38843c93cf9d8642b8f5
https://scholars.lib.ntu.edu.tw/handle/123456789/559227
SDGs
[SDGs]SDG16
Type
journal article