Design and implementation of spread spectrum clock generator
Date Issued
2006
Date
2006
Author(s)
Yang, Tzu-Chen
DOI
en-US
Abstract
Today System-on-Chip (SoC) is a mainstream for integrated-circuit design. PLLs are essential for SoC. The transistor size becomes much smaller when the CMOS process is improved, but not for on-chip passive components. A low-pass filter which is composed of capacitors and resistors is one of the building blocks in PLL. In the past years, a low-pass filter is always designed off-chip to reduce the chip size and production cost. Nowadays, a low-pass filter integrated into a chip is preferred for SoC. However, these passive components will occupy large area in a chip. We usually use a smaller bandwidth in a spread spectrum clock generator (SSCG), thus it will lead to a larger low-pass filter in the SSCG system. Since we want to reduce these passive components, a novel divided-by-two circuit is proposed and used in the PLL.
Subjects
展頻時脈
鎖相迴路
spread spectrum clock
phase lock loop
Type
thesis
File(s)![Thumbnail Image]()
Loading...
Name
ntu-95-R93943117-1.pdf
Size
23.31 KB
Format
Adobe PDF
Checksum
(MD5):6fc74ae9d67bb67bc6710c678cca6368