Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
A CMOS square-Law vector summation circuit
Details
A CMOS square-Law vector summation circuit
Journal
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Journal Volume
43
Journal Issue
7
Pages
520-524
Date Issued
1996
Author(s)
Liu, S.-I.
Chang, C.-C.
SHEN-IUAN LIU
DOI
10.1109/82.508428
URI
https://scholars.lib.ntu.edu.tw/handle/123456789/499845
URL
https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030191042&doi=10.1109%2f82.508428&partnerID=40&md5=c72be74aedfe8bc2656bd0e1b947873e
Type
journal article