Low jitter and multi-rate clock and data recovery circuit using a MSADLL for chip-to-chip interconnection