Signal/Power integrity modeling of high-speed memory modules using chip-package-board co-analysis
Journal
IEEE Transactions on Electromagnetic Compatibility
Journal Volume
52
Journal Issue
2
Pages
381-391
Date Issued
2010-05
Author(s)
Type
journal article