CRISP: coarse-grain reconfigurable image signal processor for digital still cameras
Journal
IEEE International Symposium on Circuits and Systems
Pages
4379-4382
Date Issued
2006
Author(s)
Abstract
This paper presents a novel preview-based coarse-grain reconfigurable image signal processor (CRISP) for digital still cameras (DSCs). The two modes in DSCs, which have quite different hardware considerations, make traditional implementation methods inefficient. One is preview mode, which needs realtime constraints and the other one is picture-taking mode, which requires high flexibility and capability for various algorithms in it. Low cost design of CRISP considers simpler image pipelines in preview mode and extends flexibility required in picture-taking mode with proper hardware resources devotion. Algorithmic similarity in image pipelines and successful hardware classification lead it to a combination of low cost and high efficiency. Coarse-grain modules connected by reconfigurable interconnection make it a good compromise between dedicated hardware and DSPs, which are suitable for only one, not all of two modes in DSCs respectively. The experimental results show that the total gate count of it is 38.6K with 5.8K byte memory. It can save more than 75% area from high end DSP, such as Trimedia TM1300. Besides, CRISP reduces execution cycle number of image pipeline tasks, such as 2-D filters to only 0.17% of that required by TM1300.
Type
conference paper
File(s)![Thumbnail Image]()
Loading...
Name
01693599.pdf
Size
1.38 MB
Format
Adobe PDF
Checksum
(MD5):f976edc6a77070630f86576b8fdfdbf1