1.5 V CMOS full-swing energy efficient logic (EEL) circuit suitable for low-voltage and low-power VLSI applications
Resource
ELECTRONICS LETTERS 31st July 1997 Vol. 33 No. 16
Journal
ELECTRONICS LETTERS 31st July
Journal Volume
Vol.
Journal Issue
16
Pages
-
Date Issued
1997-07
Date
1997-07
Author(s)
DOI
246246/200611150121377
Abstract
A 1.5V full-swing energy efficient logic circuit is reported that is suitable for next-generation low-power VLSI applications using a low supply voltage. At 25MHz and at 1.5V, the power consumption of the EEL circuit is 70% of that for an ECRL circuit and 47% of that for the static circuit.
Subjects
VLSI
CMOS integrated circuits
logic circuits
SDGs
Publisher
Taipei:National Taiwan University DEPT ELECT ENGN
Type
journal article
File(s)![Thumbnail Image]()
Loading...
Name
9843.pdf
Size
269.45 KB
Format
Adobe PDF
Checksum
(MD5):7735d1dcc388233be803a93e48ab1870