Repository logo
  • English
  • 中文
Log In
Have you forgotten your password?
  1. Home
  2. College of Electrical Engineering and Computer Science / 電機資訊學院
  3. Electronics Engineering / 電子工程學研究所
  4. A Logic Simulator for Timing and Power Analysis
 
  • Details

A Logic Simulator for Timing and Power Analysis

Date Issued
2007
Date
2007
Author(s)
Wang, Wu-Sheng
DOI
en-US
URI
http://ntur.lib.ntu.edu.tw//handle/246246/57354
Abstract
最近幾年來,功率消耗是一項很重要的議題,並且工程師在設計IC時,必頇詳加考慮的一項因數。雖然HSPICE在於估計功率消耗方面,有相當不錯的準確度,然而,在於Circuit-level下模擬所消耗的時間,卻是非常可觀,近來比較複雜的電路設計,往往無法在HSPICE平台上模擬。而一般常用的模擬軟體在於Gate-level下模擬,雖然沒有消耗那麼多的模擬時間,卻往往無法得到所需要的準確度。 我們提出了一個模擬的方法,兼具了兩項的優點,不但可以得到準確的結果,而且可以模擬時間比HSPICE快。我們基於Event Driven模擬器之上,先於Circuit-level下模擬每個邏輯閘的運作狀況,並且紀錄許多參數,以獲得較準確的模擬結果,之後在於速度比較快的Gate-level下模擬整個電路,進而分析整個電路的功率消耗以及時序。我們用平面方程式為模型模擬邏輯閘的延遲時間以及功率消耗,並且我們也提出模型模擬一些被認為是定數的參數,例如負載電容量等。 我們的模擬結果,比HPICE快上約一千倍,平均誤差卻只有六%左右。
In recent years, power consumption has become an important issue that engineers must take into account. Although circuit-level simulators like HSPICE are capable of accurate power consumption estimation, the long simulation time makes them impractical for large designs. Gate-level simulators, on the other hand, are much faster, but the resulting inaccuracy is often unacceptable. In this thesis, we propose a simulator that combines the advantages of the gate and circuit-level simulators — it extends the capability of an event-driven gate-level simulator to obtain power estimation accuracy comparable to that of HSPICE. To achieve this goal, HSPICE is utilized to construct a comprehensive timing model for each logic gate. Using these timing models, accuracy in timing and glitch estimation is much improved. In the past, many logic gate timing models were proposed; however, most of them were over-simplified or fail to consider all the timing related factors or the interactions among the factors. In our simulator, we use a linear model for the delay and the power consumption of each logic gate. The linear model also considers the variable cut value of inertial model and the load capacitance. The simulator has been implemented. Compared to HSPICE, our simulator is about three orders faster, while the simulation results are within 6% of HSPICE.
Subjects
功率消耗
模擬
power model
glitch
simulator
gate-level
Type
thesis
File(s)
Loading...
Thumbnail Image
Name

ntu-96-R94943151-1.pdf

Size

23.31 KB

Format

Adobe PDF

Checksum

(MD5):26307d141bb73027ca8f34847fc03552

臺大位居世界頂尖大學之列,為永久珍藏及向國際展現本校豐碩的研究成果及學術能量,圖書館整合機構典藏(NTUR)與學術庫(AH)不同功能平台,成為臺大學術典藏NTU scholars。期能整合研究能量、促進交流合作、保存學術產出、推廣研究成果。

To permanently archive and promote researcher profiles and scholarly works, Library integrates the services of “NTU Repository” with “Academic Hub” to form NTU Scholars.

總館學科館員 (Main Library)
醫學圖書館學科館員 (Medical Library)
社會科學院辜振甫紀念圖書館學科館員 (Social Sciences Library)

開放取用是從使用者角度提升資訊取用性的社會運動,應用在學術研究上是透過將研究著作公開供使用者自由取閱,以促進學術傳播及因應期刊訂購費用逐年攀升。同時可加速研究發展、提升研究影響力,NTU Scholars即為本校的開放取用典藏(OA Archive)平台。(點選深入了解OA)

  • 請確認所上傳的全文是原創的內容,若該文件包含部分內容的版權非匯入者所有,或由第三方贊助與合作完成,請確認該版權所有者及第三方同意提供此授權。
    Please represent that the submission is your original work, and that you have the right to grant the rights to upload.
  • 若欲上傳已出版的全文電子檔,可使用Open policy finder網站查詢,以確認出版單位之版權政策。
    Please use Open policy finder to find a summary of permissions that are normally given as part of each publisher's copyright transfer agreement.
  • 網站簡介 (Quickstart Guide)
  • 使用手冊 (Instruction Manual)
  • 線上預約服務 (Booking Service)
  • 方案一:臺灣大學計算機中心帳號登入
    (With C&INC Email Account)
  • 方案二:ORCID帳號登入 (With ORCID)
  • 方案一:定期更新ORCID者,以ID匯入 (Search for identifier (ORCID))
  • 方案二:自行建檔 (Default mode Submission)
  • 方案三:學科館員協助匯入 (Email worklist to subject librarians)

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science