DFT and Minimum Leakage Pattern Generation for Static Power Reduction During Test and Burn-in
Journal
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Journal Volume
18
Journal Issue
3
Pages
392-400
Date Issued
2010-03
Author(s)
SDGs
Type
journal article