Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
An efficient test bitstream design methodology for fast visual hardware simulation
Details
An efficient test bitstream design methodology for fast visual hardware simulation
Journal
22nd Picture Coding Symposium
Pages
247-250
Date Issued
2001
Author(s)
Lin, S.-F.
Ji, W.-S.
Chen, L.-G.
LIANG-GEE CHEN
URI
http://www.scopus.com/inward/record.url?eid=2-s2.0-0035785389&partnerID=MN8TOARS
http://scholars.lib.ntu.edu.tw/handle/123456789/292093
Type
conference paper