Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
Capacitorless 1T memory cells using channel traps at grain boundaries
Details
Capacitorless 1T memory cells using channel traps at grain boundaries
Journal
IEEE Electron Device Letters
Journal Volume
31
Journal Issue
10
Pages
1125-1127
Date Issued
2010
Author(s)
CHEE-WEE LIU
Chen, Y.-T.
Sun, H.-C.
Huang, C.-F.
Wu, T.-Y.
Liu, C.W.
Hsu, Y.-J.
Chen, J.-S.
CHEE-WEE LIU
DOI
10.1109/LED.2010.2057406
URI
http://www.scopus.com/inward/record.url?eid=2-s2.0-77957587746&partnerID=MN8TOARS
http://scholars.lib.ntu.edu.tw/handle/123456789/358259
Type
journal article