Cache Leakage Management for Multi-Programming Workloads
Date Issued
2005
Date
2005
Author(s)
Chen, Chun-Yang
DOI
en-US
Abstract
Power consumption is becoming a critical design issue of embedded systems due to the popularity of portable device such as cellular phones and personal digital assistants. While the bulk of the power dissipated is dynamic switching power, leakage power is also beginning to be a concern. Leakage is projected to account for 70% of the cache power budget in 70nm technology. In recent year, two kinds of circuit technique are presented for reducing leakage
consumption in cache cells: state-destructive and state-preserving. Most leakage energy can be reduced by using effective control to switch leakage mode.
Previous works on cache leakage management are all based on single-application behavior. In real workloads, caches are actually shared by multiple processes. In this paper, I utilize the task-level information to manage cache leakage power. I partition the caches among tasks according to their working set size. I then apply different leakage management policies to the cache regions allocated to active and suspended tasks, respectively. My proposed policies effectively reduce L1 cache leakage energy by 84% on the average for the multi-programming workloads with only negligible degradations in performances.
Subjects
快取記憶體
漏電流
多工環境
Cache
Leakage
Multiprogrmming
Type
thesis
File(s)![Thumbnail Image]()
Loading...
Name
ntu-94-R92922100-1.pdf
Size
23.31 KB
Format
Adobe PDF
Checksum
(MD5):832e5297297f9c07d74bcadd1aa5ee6b