Test Time Reduction in Scan Designed Circuits

Resource

EDAC-EUROASIC, Paris(1993.02)

Proceedings of EDAC-EUROASIC, p.489-493

Journal

EDAC-EUROASIC

Pages

-

Date Issued

1993

Date

1993

Author(s)

Lin, Chen-Shang

URI

Type

conference paper