High-speed divide-by-4/5 counter for a dual-modulus prescaler
Resource
Electronics Letters
Journal
Electronics Letters
Journal Volume
33
Journal Issue
20
Pages
1691-1692
Date Issued
1997-09
Date
1997-09
Author(s)
Abstract
A new high-speed divide-by-4/5 counter is developed. Based on this divide-by-4/5 counter, a 3V 2M ∼1.1 GHz dual-modulus divide-by-128/129 prescaler fabricated with 0.6μm CMOS technology is presented. Its maximum operating frequency of 1.11 GHz with power consumption of 19.2mW has been measured at a 3V supply voltage. In addition, for a power supply of 1.5V, the circuit consumed 2.67mW at a maximum input frequency of 520MHz.
Subjects
CMOS integrated circuits; Dividing circuits
Other Subjects
CMOS integrated circuits; Counting circuits; Flip flop circuits; Logic gates; NAND circuits; Timing circuits; Waveform analysis; Dual modulus prescaler; Dividing circuits (arithmetic)
Type
journal article
File(s)![Thumbnail Image]()
Loading...
Name
00629534.pdf
Size
290.98 KB
Format
Adobe PDF
Checksum
(MD5):7a9c434891296d9fd25ca22064fed033