A Pattern-Aware Write Strategy for Hybrid PCM Storage Devices
Date Issued
2015
Date
2015
Author(s)
Huang, Xiang-Zhi
Abstract
ABSTRACT Phase change memory (PCM) is a potential candidate on the storage applications due to its nanosecond-level access latency and byte-addressability. In addition, with the help of multiple-level-per- cell (MLC) technology, PCM could provide comparable capacity to flash memory. However, adopting MLC PCM needs much larger power consumption than SLC PCM. Thus, in this paper, we exploit a SLC/MLC hybrid memory architecture with the proposed pattern-aware write back policy to minimize the energy consumption on the storage devices In addition, we also propose a counter buffer design to reduce the cost on manipulating data structures, and meanwhile, we design a data migration mechanism to migrate data to MLC PCM when the space of SLC PCM is exhausted. We conducted the experiments on the well-known benchmarks and for which the results are encourage.
Subjects
Phase change memory
Storage Device
Minimize energy consumption
Write back Policy
Pattern-aware
SDGs
Type
thesis
File(s)![Thumbnail Image]()
Loading...
Name
ntu-104-R02922101-1.pdf
Size
23.32 KB
Format
Adobe PDF
Checksum
(MD5):390069c7a6b43e13fdb400d3bd316730