A bipartition-codec architecture to reduce power in pipelined circuits
Journal
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Journal Volume
20
Journal Issue
2
Pages
343-348
Date Issued
2001-02
Author(s)
Type
journal article