Energy Analysis of Bipartition Architecture for Pipelined Circuits
Resource
Circuits and Systems, 2002. APCCAS '02. 2002 Asia-Pacific Conference on
Journal
IEEE Asia Pacific Conference on Circuits and Systems
Pages
7-11
Date Issued
2002-10
Author(s)
Abstract
Energy consumption has recently emerged as one of the most critical design constraints. It directly relates to the operating time of a portable device. Most researches on pipelined circuits address the optimization of logic blocks to achieve low power. Among the power reduction techniques, the bipartition approach is comparatively effective as it partitions a given circuit into two subcircuits such that only a selected subcircuit is activated at a time, hence reducing unnecessary signal transitions. However operation time of a system is correlated to energy dissipation rather than power dissipation. In this paper, we propose a bipartition algorithm which aims to reduce switching probabilities such that the energy dissipation of combinational blocks as well as pipelined registers are reduced. Transistor-level simulation results show that our proposed algorithm reduces not only the power dissipation but also delay for most of the benchmark circuits. © 2002 IEEE.
Subjects
Circuit synthesis; Computer architecture; Design engineering; Energy consumption; Energy dissipation; Logic devices; Partitioning algorithms; Power dissipation; Power engineering and energy; Registers
SDGs
Other Subjects
Algorithms; Computer architecture; Delay circuits; Electric losses; Energy dissipation; Energy utilization; Logic devices; Low power electronics; Optimization; Circuit synthesis; Design Engineering; Partitioning algorithms; Power engineering and energies; Registers; Logic circuits
Type
conference paper
File(s)![Thumbnail Image]()
Loading...
Name
01115096.pdf
Size
409.03 KB
Format
Adobe PDF
Checksum
(MD5):ca4b8ab7486751da6a56d54c9b428b84