FinFET-based power simulator for interconnection networks
Journal
ACM Journal on Emerging Technologies in Computing Systems
Journal Volume
6
Journal Issue
1
Start Page
1
End Page
18
ISSN
1550-4832
1550-4840
Date Issued
2008-03-16
Author(s)
Niraj K. Jha
Abstract
Double-gate FETs, specifically FinFETs, are emerging as promising substitutes for bulk CMOS at the 32nm technology node and beyond because of the various obstacles to scaling faced by CMOS, such as short-channel effects, leakage power, and process variations. Another trend in chip multiprocessor design is incorporation of sophisticated on-chip interconnection networks. However, such networks are significant power-consumers. In this article, we address these two trends by presenting a power simulator for FinFET-based on-chip interconnection networks. It estimates both dynamic and leakage power. We present results for various FinFET design styles and temperatures (since leakage power changes drastically with temperature), and show that one FinFET design style may be much superior to another from the power consumption point of view.
SDGs
Publisher
Association for Computing Machinery (ACM)
Type
journal article