Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electronics Engineering / 電子工程學研究所
Design and implementation of an EG-pool based FPGA formatter with temperature compensation
Details
Design and implementation of an EG-pool based FPGA formatter with temperature compensation
Journal
Asian Test Symposium
Date Issued
2017
Author(s)
Y.-K. Huang
K.-T. Li
C.-L. Hsiao
C.-A. Lee
J.-L. Huang
T. Kuo
JIUN-LANG HUANG
DOI
10.1109/ats.2017.28
URI
https://scholars.lib.ntu.edu.tw/handle/123456789/429676
Type
conference paper
