Bipartitioning and encoding in low-power pipelined circuits
Resource
ACM Transactions on Design Automation of Electronic Systems 10 (1): 24-32
Journal
ACM Transactions on Design Automation of Electronic Systems
Journal Volume
10
Journal Issue
1
Pages
24-32
Date Issued
2005
Date
2005
Author(s)
Abstract
In this article, we present a bipartition dual-encoding architecture for low-power pipelined circuits. We exploit the bipartition approach as well as encoding techniques to reduce power dissipation not only of combinational logic blocks but also of the pipeline registers. Based on Shannon expansion, we partition a given circuit into two subcircuits such that the number of different outputs of both subcircuits are reduced, and then encode the output of both subcircuits to minimize the Hamming distance for transitions with a high switching probability. We measure the benefits of four different combinational bipartitioning and encoding architectures for comparison. The transistor-level simulation results show that bipartition dual-encoding can effectively reduce power by 72.7% for the pipeline registers and 27.1% for the total power consumption on average. To the best of our knowledge, it is the first work that presents an in-depth study on bipartition and encoding techniques to optimize power for pipelined circuits. © 2005 ACM.
Subjects
Low-power design
Type
journal article
File(s)![Thumbnail Image]()
Loading...
Name
19.pdf
Size
90.57 KB
Format
Adobe PDF
Checksum
(MD5):f6ec7ec1441fdea4a93c65363815822e