Repository logo
  • English
  • 中文
Log In
Have you forgotten your password?
  1. Home
  2. College of Electrical Engineering and Computer Science / 電機資訊學院
  3. Electronics Engineering / 電子工程學研究所
  4. A 12-bits 50MS/s Pipelined-SAR ADC in 0.18μm CMOS Technology
 
  • Details

A 12-bits 50MS/s Pipelined-SAR ADC in 0.18μm CMOS Technology

Date Issued
2014
Date
2014
Author(s)
Lu, Wei-Jin
URI
http://ntur.lib.ntu.edu.tw//handle/246246/263912
Abstract
Recently, high resolution and low power analog-to-digital converters (ADCs) have been widely utilized in mobile communication devices. In this thesis, a two-stage pipelined-SAR ADC is proposed. The conventional two-stage Pipelined-SAR ADC uses half-gain and half reference to alleviate the operational amplifier (OP-amp) design complexity and reduce the power consumption. Because of fewer PADs, we significantly reduce the chip area compared to both traditional pipelined ADC and SAR ADC. Because of the process variation considerations, the unit capacitance should not be reduced. Therefore, we use the smallest MIM cap (about 20fF) provided from TSMC 0.18μm CMOS technology the first-stage capacitor array. The edge effect is suppressed to improve the matching accuracy by a modified high spurious-free dynamic range (SFDR) common centroid symmetry capacitor array layout. In additional, we use MOM cap in the second-stage capacitor array for smaller capacitance (about 2.5fF) to reduce the power consumption of OP-amp and switching energy of capacitor array. In each capacitor switching strategy, the modified monotonic switching procedure is adopted to reduce the average switching energy and alleviate the signal-dependent dynamic offset caused by the variation of input common-mode voltage. Besides, we generate two-phase non-overlapping clock signal and asynchronous control signal with external tunable sampling width, to make clock frequency lower than sampling rate and alleviate the performance degradation induced by bondwire parasitic inductance in sampling phase. The 12-bit, 50-MS/s two-stage Pipelined-SAR ADC implemented in a 0.18-μm 1P6M CMOS technology. Under 1.8-V supply voltage, the ADC consumes 5.4 mW with 2.4Vp-p input range. The peak ENOB and SFDR is 7.41 bits and 56.93 dB. The FOM is 639.44fJ/conversion-step.
Subjects
十二位元
管線式
逐漸趨近式
類比數位轉換器
Type
thesis
File(s)
Loading...
Thumbnail Image
Name

ntu-103-R99943140-1.pdf

Size

23.32 KB

Format

Adobe PDF

Checksum

(MD5):6970316b63c332bd8c8e37ba949b3372

臺大位居世界頂尖大學之列,為永久珍藏及向國際展現本校豐碩的研究成果及學術能量,圖書館整合機構典藏(NTUR)與學術庫(AH)不同功能平台,成為臺大學術典藏NTU scholars。期能整合研究能量、促進交流合作、保存學術產出、推廣研究成果。

To permanently archive and promote researcher profiles and scholarly works, Library integrates the services of “NTU Repository” with “Academic Hub” to form NTU Scholars.

總館學科館員 (Main Library)
醫學圖書館學科館員 (Medical Library)
社會科學院辜振甫紀念圖書館學科館員 (Social Sciences Library)

開放取用是從使用者角度提升資訊取用性的社會運動,應用在學術研究上是透過將研究著作公開供使用者自由取閱,以促進學術傳播及因應期刊訂購費用逐年攀升。同時可加速研究發展、提升研究影響力,NTU Scholars即為本校的開放取用典藏(OA Archive)平台。(點選深入了解OA)

  • 請確認所上傳的全文是原創的內容,若該文件包含部分內容的版權非匯入者所有,或由第三方贊助與合作完成,請確認該版權所有者及第三方同意提供此授權。
    Please represent that the submission is your original work, and that you have the right to grant the rights to upload.
  • 若欲上傳已出版的全文電子檔,可使用Open policy finder網站查詢,以確認出版單位之版權政策。
    Please use Open policy finder to find a summary of permissions that are normally given as part of each publisher's copyright transfer agreement.
  • 網站簡介 (Quickstart Guide)
  • 使用手冊 (Instruction Manual)
  • 線上預約服務 (Booking Service)
  • 方案一:臺灣大學計算機中心帳號登入
    (With C&INC Email Account)
  • 方案二:ORCID帳號登入 (With ORCID)
  • 方案一:定期更新ORCID者,以ID匯入 (Search for identifier (ORCID))
  • 方案二:自行建檔 (Default mode Submission)
  • 方案三:學科館員協助匯入 (Email worklist to subject librarians)

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science