Low-voltage CMOS subthreshold four-quadrant tripler
Journal
Analog Integrated Circuits and Signal Processing
Journal Volume
11
Journal Issue
3
Pages
303-307
Date Issued
1996
Author(s)
Abstract
A CMOS four-quadrant tripler using transistors operated in the subthreshold region is presented. The goal of this circuit is to realize the product of three input signals. This circuit has been implemented in a 0.8 μm single-poly double-metal n-well CMOS process. Experimental results show that for a power supply of ±1.5V, the linear input range of this tripler is within ±100mV with the linearity error less than 2%. The total harmonic distortion is less than 2.5% with input range up to ±100mV. The -3dB bandwidth of this tripler is measured to be about 700 kHz. © 1996 Kluwer Academic Publishers.
SDGs
Type
journal article