DSP architecture optimization in Matlab/Simulink environment
Journal
IEEE Symposium on VLSI Circuits
Pages
182-183
Date Issued
2008
Author(s)
Abstract
An automated architecture optimization for DSP algorithms within graphical Matlab/Simulink environment is proposed. The optimization uses Integer Linear Programming for scheduling and retiming of hardware blocks. The high-level block-diagram based Simulink model maps to FPGA or ASIC. Users can control the tuning range of architecture parameters and select solutions from energy-area-performance tradeoff space. The hierarchical method produces optimal architectures with energy efficiency of 5GOPS/mW in a 90 nm CMOS technology.
SDGs
Type
conference paper