A Framework for the Design of Error-Aware Power-Efficient Fixed-Width BOOTH Multipliers
Resource
Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on
Journal
IEEE International Symposium on Circuits and Systems(ISCAS’05)
Pages
81-84
Date Issued
2005-05
Author(s)
Abstract
In this paper, a framework of designing a low-error and power-efficient two's-complement fixed-width Booth multiplier that receives two n-bit numbers and produces an n-bit product is proposed. The design methodology of the framework involving four steps results in one better error-compensation bias. The better error-compensation bias can be mapped to a simple low-error fixed-width Booth multiplier with a little penalty in power consumption. For the benchmark of 8/spl times/8 multipliers, the simulation results show that a reduction of 82.04% average error compared to that using the direct-truncated fixed-width Booth multiplier can be obtained. Moreover, the power consumption can be reduced by 40.68% compared to that of full-precision Booth multiplier design.
SDGs
Type
conference paper
File(s)![Thumbnail Image]()
Loading...
Name
01464529.pdf
Size
418.41 KB
Format
Adobe PDF
Checksum
(MD5):9f642be5cca8706255981523558e7bc9