VLSI Design of a Variable-Length FFT/IFFT Processor for OFDM-based Communication Systems
Journal
Eurasip Journal on Applied Signal Processing
Journal Volume
2003
Journal Issue
13
Pages
1306-1316
Date Issued
2003
Date
2003
Author(s)
Abstract
The technique of orthogonal frequency division multiplexing (OFDM) is famous for its robustness against frequency-selective fading channel. This technique has been widely used in many wired and wireless communication systems. In general, the fast Fourier transform (FFT) and inverse FFT (IFFT) operations are used as the modulation/demodulation kernel in the OFDM systems, and the sizes of FFT/IFFT operations are varied in different applications of OFDM systems. In this paper, we design and implement a variable-length prototype FFT/IFFT processor to cover different specifications of OFDM applications. The cached-memory FFT architecture is our suggested VLSI system architecture to design the prototype FFT/IFFT processor for the consideration of low-power consumption. We also implement the twiddle factor butterfly processing element (PE) based on the coordinate rotation digital computer (CORDIC) algorithm, which avoids the use of conventional multiplication-and-accumulation unit, but evaluates the trigonometric functions using only add-and-shift operations. Finally, we implement a variable-length prototype FFT/IFFT processor with TSMC m 1P4M CMOS technology. The simulations results show that the chip can perform ( - )-point FFT/IFFT operations up to operating frequency which can meet the speed requirement of most OFDM standards such as WLAN, ADSL, VDSL ( ), DAB, and -mode DVB.
SDGs
Type
journal article
File(s)![Thumbnail Image]()
Loading...
Name
07.pdf
Size
23.15 KB
Format
Adobe PDF
Checksum
(MD5):cf7dadea561c534f82c63d56b243de69