A multi-core sphere decoder VLSI architecture for MIMO communications