Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electronics Engineering / 電子工程學研究所
WB-trees: A meshed tree representation for FinFET analog layout designs
Details
WB-trees: A meshed tree representation for FinFET analog layout designs
Journal
Design Automation Conference
Journal Volume
Part F137710
Date Issued
2018
Author(s)
Lu, Y.-S.
Chang, Y.-H.
Chang, Y.-W.
DOI
10.1145/3195970.3196137
URI
https://www.scopus.com/inward/record.uri?eid=2-s2.0-85053682368&doi=10.1145%2f3195970.3196137&partnerID=40&md5=b8341e529046f5f693910b4acb5dd0c5
https://scholars.lib.ntu.edu.tw/handle/123456789/405626
Type
conference paper