A structured adaptive neural network for pattern recognition VLSI
Resource
Circuits and Systems, 1991., IEEE International Sympoisum on
Journal
IEEE International Sympoisum on Circuits and Systems, 1991
Pages
-
Date Issued
1991-06
Date
1991-06
Author(s)
Kuo, J.B.
Wong, E.J.
Chen, C.C.
Hsiao, C.C.
DOI
N/A
Abstract
A block adaptive neural network structure suitable for VLSI implementation is presented. Compared to the standard structure, the second layer neurons in all local blocks are separated from one another. Therefore, not only can the number of neurons be minimized; but also the global interconnect crossovers can be greatly required, which facilitates VLSI implementation. The block structure converges faster during training since it is much easier to identify different patterns in a multi-dimensional space. The adaptive neuron with a modified least-mean-square (LMS) adaptive algorithm has been used in the system. According to simulation results, the adaptive network with local blocks provides a shorter learning time, a better stability, a better fault-tolerance property. and much better expansion capabilities.>
Type
journal article
File(s)![Thumbnail Image]()
Loading...
Name
00176580.pdf
Size
377.31 KB
Format
Adobe PDF
Checksum
(MD5):f2916f4c3d8ef41e772a518e81f54811