Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
New user? Click here to register.
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Communication Engineering / 電信工程學研究所
Inductance modeling for on-chip interconnects
Details
Inductance modeling for on-chip interconnects
Journal
Proceedings - IEEE International Symposium on Circuits and Systems
Journal Volume
3
Pages
787-790
Date Issued
2002
Author(s)
Tu, S.-W.
Shen, W.-Z.
Chang, Y.-W.
Chen, T.-C.
YAO-WEN CHANG
DOI
10.1109/ISCAS.2002.1010342
URI
https://scholars.lib.ntu.edu.tw/handle/123456789/501951
URL
https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036290945&doi=10.1109%2fISCAS.2002.1010342&partnerID=40&md5=dbd4508d5941f56898bee0bf51d9db40
Type
journal article