Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
New user? Click here to register.
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
Analysis of scalable architecture for the embedded block coding in JPEG 2000.
Details
Analysis of scalable architecture for the embedded block coding in JPEG 2000.
Journal
International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece
Date Issued
2006
Author(s)
Chen, Chun-Chia
Chang, Yu-Wei
Fang, Hung-Chi
LIANG-GEE CHEN
DOI
10.1109/ISCAS.2006.1693158
URI
https://scholars.lib.ntu.edu.tw/handle/123456789/499376
URL
https://doi.org/10.1109/ISCAS.2006.1693158
Type
conference paper