Skip to main content
English
中文
Log In
Email address
Password
Log in
Log in with ORCID
NTU Single Sign On
New user? Click here to register.
Have you forgotten your password?
Communities & Collections
Research Outputs
Fundings & Projects
People
Organizations
Statistics
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electronics Engineering / 電子工程學研究所
Full-chip routing considering double-via insertion
Details
Export
Statistics
Options
Show all metadata (technical view)
Full-chip routing considering double-via insertion
Journal
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Journal Volume
27
Journal Issue
5
Pages
844-857
Date Issued
2008
Author(s)
Chen, H.-Y.
Chiang, M.-F.
Chang, Y.-W.
Chen, L.
Han, B.
YAO-WEN CHANG
DOI
10.1109/TCAD.2008.917597
URI
http://www.scopus.com/inward/record.url?eid=2-s2.0-42649135869&partnerID=MN8TOARS
http://scholars.lib.ntu.edu.tw/handle/123456789/341031
Type
journal article
