Signal Chip Low Power Video Decoder Design
Date Issued
1998-07-31
Date
1998-07-31
Author(s)
DOI
872215E002028
Abstract
Image and video systems have been widely
used, not only in the field of information
transmission, but also in data storage.
Especially in portable multimedia assistant, the
video transmission is an important kernel
function. Thus, a novel video decoder is
proposed to satisfy this goal. Recently, the
researches of the video coding are very hot,
and based on the requirements of portability,
low power architecture designs are also studied
in detail. The goal of this project is to design a
high quality, low power video decoder. For
some critical modules, the design issues of the
algorithm and the hardware are considered.
This project also benefits to the real-world
value and technical progress.
Subjects
multimedia
computer
video
transmission
transmission
video decoder
error resilience
low power
Publisher
臺北市：國立臺灣大學電機工程學系暨研究所
Type
report
File(s)![Thumbnail Image]()
Loading...
Name
872215E002028.pdf
Size
302.79 KB
Format
Adobe PDF
Checksum
(MD5):c21f135b2cbe3d2df9f2b51284fedce5