Analysis and VLSI architecture of update step in motion-compensated temporal filtering
Resource
Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on
Journal
IEEE International Symposium on Circuits and Systems, 2006. ISCAS 2006
Pages
-
Date Issued
2006-05
Date
2006-05
Author(s)
DOI
N/A
Abstract
Motion-compensated temporal filtering (MCTF) is the core technology of the next generation scalable video coding schemes. There are two key steps in MCTF process, prediction step and update step. In this paper, an efficient scheme along with the hardware architecture of update step for VLSI implementation is proposed. The proposed update step scheme can reduce 55% off-chip memory access and turn the irregular access into regular access. 25% on-chip memory access is also reduced in deriving inverse motion vectors. 80% hardware area is saved by reusing the hardware resources of prediction step.
Type
journal article
File(s)![Thumbnail Image]()
Loading...
Name
01693840.pdf
Size
4.84 MB
Format
Adobe PDF
Checksum
(MD5):4ddd07f5423bc3afc47d3611549459cc