The Lump Elements Schematic Extraction from Layout of Microwave Multi-Layer Circuits
Date Issued
2008
Date
2008
Author(s)
Tseng, Kuan-Cheng
Abstract
There are two parts in this thesis. The first part is about the fundamental shape extraction from layout of microwave multi-layer circuit and the generation of net-list diagram. This part applies methodologies of computational geometry to design algorithms to identify the fundamental shapes from layout of circuit, and then connect all fundamental shapes into a complete net-list diagram. The second part is the post-applications of the net-list diagram. The main applications in this thesis are direct current path connectivity check, capacitor structure identification, capacitance estimation, inductor structure identification, inductor segment information extraction, and automatic layout-based schematic generation. The fundamental shapes include rectangles and simple polygons and the extractable circuit components include capacitors, wires, inductors, vias, ports, and ground. These two parts formed the front-end of Layout Versus Schematic (LVS) checking.
Subjects
lump element
layout
schematic
extraction
LVS
capacitor
inductor
Type
thesis
File(s)![Thumbnail Image]()
Loading...
Name
ntu-97-R95943070-1.pdf
Size
23.32 KB
Format
Adobe PDF
Checksum
(MD5):1fb6a4c12cc56f8a37a5d56d68337cd8