Skip to main content
English
中文
Log In
Log in
Log in with ORCID
NTU Single Sign On
Have you forgotten your password?
Home
College of Electrical Engineering and Computer Science / 電機資訊學院
Electrical Engineering / 電機工程學系
Design of a CMOS low-power and low-voltage four-quadrant analog multiplier
Details
Design of a CMOS low-power and low-voltage four-quadrant analog multiplier
Journal
Analog Integrated Circuits and Signal Processing
Journal Volume
63
Journal Issue
2
Pages
307-312
Date Issued
2010
Author(s)
Liu, W.
SHEN-IUAN LIU
DOI
10.1007/s10470-009-9382-y
URI
https://scholars.lib.ntu.edu.tw/handle/123456789/499800
URL
https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953357469&doi=10.1007%2fs10470-009-9382-y&partnerID=40&md5=c7c055344f63cf00f78d972888c44b75
SDGs
[SDGs]SDG7
Type
journal article